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Abstract. The practicability and methodology of applying resolution-
enhancement-technique-driven regularly placed contacts and gates on
standard cell layout design are studied. The regular placement enables
more effective use of resolution enhancement techniques (RETs), which
in turn enables a reduction of critical dimensions. Although regular place-
ment of contacts and gates adds restrictions during cell layout, the over-
all circuit area can be made smaller and the number of extra masks and
exposures can be kept to the lowest by careful selection of the grid pitch,
using template-trim chromeless phase-shifting lithography approaches,
enabling unrestricted contact placement in one direction, and using rect-
angular rather than square contacts. Four different fabrication-friendly
layouts are compared. The average area change of 64 standard cells in
a 130-nm library range from 24.2 to 215.8% with the four fabrication-
friendly layout approaches. The area change of five test circuits using
the four approaches range from 216.2 to 12.6%. Dynamic power con-
sumption and intrinsic delay also improve with the decrease in circuits
area, which is verified with the examination results. © 2005 Society of Photo-
Optical Instrumentation Engineers.
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Vol. 5379.1 Introduction
The continuous demand for high-speed integrated circuits
~ICs! has resulted in the continuous increase of transistor
density and decrease of the feature size in the past 3 de-
cades. The critical dimension ~CD!—the minimum feature
size that can be defined by optical lithography—was re-
duced to 130 nm at the end of the last century and is
projected1 to reach the 65-nm node in 2007. As a function
of three parameters, the CD @5k1(l/NA)# is proportional
to the wavelength of the exposure light l and the process-
related factor k1 , and decreases with increasing numerical
aperture ~NA! of the projection system. Over the past 3
decades, the development of optical lithography has been
successful in reducing the l from 436 nm in the 1970s to
193 nm in 1999 and increasing2 the NA to above 0.85.
However, these improvements alone are insufficient to re-
duce the feature size exponentially, as projected by Moore’s
law.3
As the third parameter and the best measure of lithogra-
phy aggressiveness, the k1 factor is the only parameter that
can be controlled by lithographers for a given exposure
system. The theoretical lower limit4 of the k1 factor is 0.25.
1537-1646/2005/$22.00 © 2005 SPIE013001J. Microlith., Microfab., Microsyst.Over the past 2 decades, the k1 factor has been reduced5 by
over 0.1 every 5 yr. Because image quality degrades notice-
ably when k1 falls below 0.75, resolution enhancement
techniques ~RETs! such as modified illumination,6 optical
proximity correction7 ~OPC!, and phase-shifting masks8
~PSMs! have been used to improve image quality for low-
k1 lithography. These RETs have been successful9 in reduc-
ing the k1 factor to about 0.5. However, with k1 approach-
ing its limit, the additional improvement requires closer
communications between the technology and design com-
munities. With the increasing use of phase shifting, off-axis
illumination ~OAI!, and subresolution assist features
~SRAFs! and the introduction of the template lithography
concept,10 conventional design rules can no longer isolate
physical designers from lithographic issues. By considering
circuit manufacturability in layout design, it is expected
that the k1 factor can be further reduced by a fabrication-
friendly layout in which the circuit pattern configurations
are limited to facilitate lithography optimization.
Contact and gate levels are the most difficult part of a
lithography process. Based on the OAI or an alternating
phase-shifting mask ~alt-PSM!, many advanced litho-
graphic approaches have been proposed recently for con-
tacts and gates that employ regular layout placement, push-
ing the k1 to about its minimum value.11–18 However, on-1 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 1 Cell-based ASIC die typically consists of three types of cells:
I/O cells, mega cells (memory or micro-controllers, etc.), and stan-
dard cells (AND gates, OR gates, and flip-flops, etc.).013001J. Microlith., Microfab., Microsyst.Fig. 2 Structure of a typical standard cell is composed of six layers:
N-well, N-diffusion, P-diffusion, polysilicon, contact, and metal-1.
The first four layers are primarily used to construct the metal-oxide
semiconductor field effect transistors (MOSFETs), while the latter
three layers are used for intracell connections.the other hand, from a layout designer point of view, the
regular placement imposes extra restriction on layout com-
paction. Although the gates and contacts can be designed
smaller and packed closer, the regular placement may be so
restrictive on layout compaction that the final circuit area
increases unacceptably. This can be a fatal disadvantage for
applications of regular-layout-based RETs. It is therefore
critical to seek a fine balance between the lithographic op-
timization and layout compaction. The effects of RET-
driven regular layout placement on circuit design should be
carefully studied to estimate the practicability of the
regular-layout-based lithography approaches.
This paper examines the practicability and methodology
of applying RET-driven regularly placed contacts and gates
on layout design. A 130-nm standard cell library is used in
this paper to demonstrate the effects of the regularly placed
contacts and gates on circuit performance. Section 2 dis-
cusses the standard cells layout methodology with regularly
placed contacts and gates. The appropriate lithographic ap-
proaches for the new layout style are explored in Sec. 3. To
decrease the extra exposures and cost for fabrication, we
introduce a novel application of the chromeless PSM for
the regularly placed contacts in standard cells.19 The lower
limit of circuit area reduction enabled by the regular con-
tact and gate placement is discussed in Sec. 4. Section 5
examines the results for the circuit area. Dynamic power
consumption and intrinsic delay also improve with the de-
crease in circuits area, as clarified in Sec. 6.
2 Layout Design
The effects of regular layout placement on circuit area vary
with different layout structures. A cell-based structure is an
important structure for application-specific integrated cir-
cuit ~ASIC! design. A cell-based ASIC die typically con-
sists of three types of cells: I/O cells, mega cells, and stan-
dard cells, as shown in Fig. 1. As one of the core blocks of
a cell-based ASIC, standard cells are used here to demon-strate the application of regularly placed contacts and gates
on ASIC design. A 130-nm standard cell library is used in
this paper to demonstrate the effects. ~Note that the 130-nm
~CD! technology in this paper uses a 193-nm ~l! lithogra-
phy.!
Figure 2 shows the structure of a typical standard cell.
Each standard cell in a library is rectangular with a fixed
height but variable width. MOSFETs are placed one by one
in the horizontal direction with vertically oriented gates.
We previously reported our efforts to place contacts
regularly in a standard cell layout.20–22 The grid pitches
should be selected carefully to keep the final circuit area
smaller. All contacts were placed on a grid with the 1/2
transistor pitch ~a transistor pitch, also called a ‘‘contacted
pitch,’’ is the minimum pitch between two gates with a
contact between them! as the horizontal grid pitch and the
1/2 metal-1 pitch as the vertical grid pitch in that paper. The
gates of MOSFETs were placed unrestrictedly.
2.1 Horizontal Grid Pitch
In reality, the placement of contacts and gates in the hori-
zontal direction is correlated in a standard cell layout and
should be considered simultaneously. As shown in Fig. 3,
Fig. 3 Typical layout block of neighboring MOSFETs in a standard
cell.-2 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 4 Average horizontal contact pitch distribution of standard
cells.013001J. Microlith., Microfab., Microsyst.pitch when placing the neighboring gates on the grid. That
leads to an area increase. Although the CD reduction that
results from the regular feature placement might offset the
initial area increase and result in a smaller final cell area, a
smaller initial area increase is still necessary.
Even so, the transistor pitch must still be used as the
horizontal grid pitch ~or a multiple of the horizontal grid
pitch! because it represents the highest peak in both the
gate and the contact pitch distributions ~Figs. 4 and 5!.
By adding the placement of gate contacts into the
consideration,22 a 1/2 transistor pitch is used as the hori-
zontal grid pitch for both contacts and gates when placing
them regularly in the horizontal direction. The grids of con-
tacts and gates are uniform.
To eliminate the area increase caused by the mismatch
between the gate pitch and the transistor pitch, a litho-
graphic approach is preferred if the gate pitch can be made
half of the transistor pitch and, therefore, match with the
grid pitch. This is discussed in Sec. 3.
2.2 Vertical Placement
Placing features regularly in a particular direction facili-
tates the optimization of a lithography process in that direc-
tion and leads to a reduced feature size. On the other hand,
the extra restrictions in layout increase the complexity of a
design and might offset the benefits from the reduced CD.
This means that whether to apply the regular layout place-
ment on one kind of features in a direction depends on how
the CD of these features affects the cell area in that direc-
tion. Because MOSFETs are placed one by one horizontally
in a standard cell, such as those shown in Fig. 3, the width
of a cell is roughly determined by the product of the tran-
sistor pitch and the number of the transistors. The reduction
of the minimum contact and gate size results in a reduced
transistor pitch and leads to a decrease in the cell width. On
the other hand, the metal-1 pitch instead of the contact
pitch determines the height of a standard cell. ~The typical
height of a standard cell is 10 metal-1 pitches: three pitches
for power supply paths and seven pitches for intracell
routing.22! Applying a fabrication-friendly design on the
contact layer in the vertical direction cannot help to de-
crease the height of a standard cell. A fabrication-friendly
layout must be applied to the metal-1 layer to decrease the
height. However, multiple exposures are required to fabri-
cate the regularly placed layout.22 The more layers on
which the regularly placed layout is applied, the more extra
masks and exposures are required. As described in Sec. 3,
about four or five exposures are necessary altogether for the
lithography of the regularly placed contacts and gates.
More exposures may not be practical from an economic
point of view.23
As shown by the average vertical pitch distributions of
contacts ~Fig. 6!, there is no dominant peak in the pitch
distribution. This means the original placement of contacts
is quite unrestricted in the vertical direction. Placing them
regularly in the vertical direction increases the restriction
during layout design and offsets some of the length de-
crease resulting from the regular placement in the horizon-
tal direction. Therefore, it is better to continue to place the
vertical contacts unrestrictedly.
The case of gates is more complicated than that of con-
tacts. In addition to gates, there are still connection pathswhich is a typical layout block in a standard cell, the con-
tacts C1 to C4 and gates G1 to G3 are interlaced. Gates
are just placed in the middle of contacts. All these contacts
and gates are already on-grid if a 1/2 transistor pitch is used
as the horizontal grid pitch. No area increase is required to
put these contacts and gates on-grid horizontally. This can
also be explained using the average ~here we use an aver-
age distribution of 30 standard cells! pitch distributions of
gates and contacts, as shown in Figs. 4 and 5, respectively.
The highest peaks of the both distributions (p1 in Fig. 4
and p4 in Fig. 5! are in the same position and equal to one
transistor pitch.
It will be different, however, if there are more than one
gate in the middle of two contacts, such as the gates G4
and G5 in Fig. 3. The two-gate scenario is common in both
sequential and combinational cells, represented as the peak
p2 in Fig. 4 and peak p3 in Fig. 5, respectively. The three-
and four-gate scenarios are often found in multiple-input
combinational cells, such as three- and four-input NAND
gates or NOR gates. Typically the gate pitch ~also called a
‘‘noncontacted pitch,’’ this is the minimum pitch between
two gates without contacts between them! is mismatched
with the transistor pitch ~ranges from 1/2 to 1 transistor
pitch!. The gate pitch must be enlarged to one transistor
Fig. 5 Average horizontal gate pitch distribution of standard cells.-3 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 6 Average vertical contact pitch distribution of standard cells.013001J. Microlith., Microfab., Microsyst.Fig. 7 Test layout block.and contact-landing pads in a polysilicon layer. Usually,
MOSFETs are designed one by one horizontally in standard
cells with vertically oriented gates, such as the gates in Fig.
3. The vertical dimension of a gate ~width! is generally
much larger than the horizontal dimension of a gate
~length!. It is not necessary to apply a fabrication-friendly
layout to gates in the vertical direction. At the same time,
although the vertical dimension ~width! of horizontally ori-
ented polysilicon connection paths can be reduced by their
regular placement in the vertical direction, it is not helpful
to reduce the height of a standard cell except for an in-
creased difficulty in the layout compaction. An unrestricted
placement is better for horizontally oriented polysilicon
connection paths, as in the case of contacts.
3 Lithographic Approaches
From the preceding discussion, we can conclude that the
placement of contacts and gates should be kept unrestricted
in the vertical direction and regular in the horizontal direc-
tion with 1/2 transistor pitch as the grid pitch. However,
there are several difficulties in applying such a fabrication-
friendly layout on a standard cell. First, it is difficult to
keep contacts unrestricted in the vertical direction while
placing them regularly in the horizontal direction. All of the
approaches in the literature for regularly placed contacts
place contacts regularly in both directions at the same
time.14,15,20,22 Second, although the horizontal resolution
~single exposure! can be improved by a regularly placed
layout, the desired horizontal grid pitch ~1/2 transistor
pitch! is still smaller than the improved resolutions of both
contact and gate layers. Multiple exposures must be intro-
duced to fabricate the new layout.20 This increases the cost
and decreases the throughput. The lithographic approach
should be selected carefully to decrease the number of extra
masks and exposures.
Many lithographic approaches have been proposed for
the regularly placed layout.13–15,17,18,20,22,23 There are
mainly two kinds: assist feature approaches15,20,22 and
template-trim mask approaches.13,14,17,23 Assist features are
added around isolated features in assist feature approaches
to improve the process latitude. A regularly placed layout
facilitates the optimization of assist feature approaches,11
which is one of the initial motivations to place features
regularly. The advantage of assist feature approaches is thatthey can be implemented by one exposure. Multiple expo-
sures must be used for template-trim mask approaches. As
described, however, a subresolution pitch must be used to
prevent an increase of cell area. Multiple exposures are
unavoidable, even for assist feature approaches. Consider-
ing that the contacts and gates use the same horizontal
pitch, template-trim approaches are good choices to de-
crease the number and cost of masks.23 A reusable template
mask can be applied for both contact and gate layers to
form an array of fine patterns, and two trim masks are used
for the two layers to remove the unwanted parts. Although
the number of exposures may not be fewer than that of
assist feature approaches, the number and cost of masks are
decreased. Furthermore, by using a template mask, such as
a chromeless alternate PSM, the minimum feature size and
pitch can be much smaller than those of assist feature
approaches.12 At the same time, by using the same template
mask for contacts and gates, the match between the transis-
tor pitch and gate pitch eliminates the extra area increase
during a redesign of standard cells with neighboring gates.
This extra area increase is caused originally by the mis-
match of the two pitches ~Sec. 2.1!.
Several template-trim lithographic approaches, such as
the Canon IDEAL method13 and the Massachusetts Institute
of Technology ~MIT! Lincoln Laboratory GRATEFUL
method,23 can be used to fabricate the polysilicon layer of a
fabrication-friendly standard cell. However, the current
template-trim approaches12,14,17 for contacts should be
modified when applied to the contact layer of a fabrication-
friendly standard cell. These methods use a triple-exposure
approach. Two exposures of template mask form a matrix
of small contact holes and a third exposure of a trim mask
removes the unwanted contact holes from the matrix. The
contact size reaches the minimum in both the horizontal
and the vertical directions. As described in Sec. 2.2, how-
ever, unrestricted placement of contacts in the vertical di-
rection is preferred for a standard cell and the vertical con-
tact size is not critical for the area of a standard cell. We
proposed a novel lithographic approach in Ref. 19 for the
contact layer of a fabrication-friendly standard cell. Rect-
angular contacts, with the minimum size in the horizontal
direction, are placed unrestrictedly in the vertical direction
and regularly in the horizontal direction. Two masks ~a
template mask and a trim mask! and two exposures are-4 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 8 Chromeless alternating phase-shifting template mask.013001J. Microlith., Microfab., Microsyst.Fig. 10 Binary trim mask for gates.required for the new lithographic approach. Note that there
are three masks: a trim mask and two different template
masks are required in the original template-trim approaches
because contacts are placed regularly in the two directions
in these approaches and the preferred grid pitches of con-
tacts are different in the two directions. Thus, three expo-
sures are required for the original template-trim approach.
The new approach decreases the fabrication cost and the
layout restrictions at the same time.
To fabricate the layout of contacts and gates as shown in
Fig. 7 for example, we need one reusable template mask ~a
chromeless alternating PSM is used in this example, as
shown in Fig. 8! and two trim masks for contacts ~Fig. 9!
and gates ~Fig. 10!, respectively. All contacts and gates are
placed unrestrictedly in the vertical direction, while they
are placed regularly in the horizontal direction with 1/2
transistor pitch as the grid pitch. A l5193 nm, NA50.75
lithography system and a 245-nm horizontal pitch ~1/2 tran-
sistor pitch! are used in this paper. After an exposure, the
opposite phase shift of patterns on the chromeless template
mask creates periodic unexposed dark lines at the boundary
of 0- and 180-deg regions, as shown in Fig. 11. The period
of the 0- and 180-deg regions on the chromeless phase-
shifting template mask is designed to be one transistor pitch
so that the period of the dark lines is half of that. Exposures
of the contact and gate trim mask ~Figs. 12 and 13! on these
period dark lines remove the unwanted parts of the darklines and the cuts of the dark lines left form the final images
of regularly placed contacts ~Fig. 14! and gates ~Fig. 15!.
The horizontal dimensions and positions of contacts and
gates are determined by the exposure of the template mask,
while the vertical dimensions and positions are determined
by the trim mask. Because the features in the trim mask are
placed unrestrictedly, the positions of contacts and gates are
unrestricted in the height direction. Determined by the ex-
posures of the different masks, contacts have different sizes
in different directions. When we use the regular placement
and the chromeless PSM in the horizontal direction, the
horizontal contact size is smaller than the vertical contact
size, which is determined by the resolution of the contact
trim mask. The horizontal size of a contact can be as small
as that of a gate. For example, a 70-nm horizontal contact
size can be reached using 193-nm lithography.12 Although a
binary trim mask can be used for gates because of their
relatively larger dimension in the vertical direction, an ad-
vanced trim mask should be used to achieve a vertical con-
tact size the same as the minimum contact size of tradi-
tional one-exposure approaches, which is 160 nm in
193-nm lithography.
The double-exposure lithographic approach in the ex-
ample forms only vertically oriented fine features on a
polysilicon layer. To include other features on the layer
such as the horizontally oriented polysilicon connection
Fig. 11 Lithographic image of the chromeless alternating phase-
shifting template mask.Fig. 9 Trim mask for contacts.-5 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 12 Lithographic image of the trim mask for contacts.013001J. Microlith., Microfab., Microsyst.Fig. 14 Final image of the contacts.paths and contact-landing pads, whose dimensions are not
critical for cell area and can be designed larger, many other
template-trim approaches can be used,12,13,16,18,23 and the
final number of exposures and masks might be different.
For example, since most of the gates are vertically orien-
tated in standard cells, it is a suitable application of Canon
IDEAL method.13 All coarse features can be formed by the
trim mask and the total number of masks and exposures can
be kept to two. There are altogether three masks ~one reus-
able template mask, one trim mask for contacts, and one
trim mask for gates! and four exposures ~two for a contact
layer and two for a polysilicon layer! are required to fabri-
cate the contact and polysilicon layers of a fabrication-
friendly standard cell. The extra cost is kept low because no
extra nonreusable mask is necessary.
4 Minimum Horizontal Grid Pitch
As half of the transistor pitch, the minimum horizontal grid
pitch px is determined by the lower limit of the transistor
pitch enabled by the new lithographic approach. The tran-
sistor pitch can be calculated by
P transistor52Sc→g1Lg1Wc , ~1!
where P transistor is the transistor pitch, Sc→g is the minimum
clearance of a contact to a gate, Lg is the minimum lengthof a gate, and Wc is the horizontal dimension of a contact.
Although Lg and Wc can be reduced by the regular layout
placement, the minimum clearance of a contact to a gates
Sc→g , which is determined by the misalignment between
two masks, will not decrease accordingly with the decrease
of Lg and Wc .
The original minimum transistor pitch of the 130-nm
technology in the paper is about 510 nm. The application of
the assist feature approaches can decrease Lg and Wc by
about 10%, resulting a new minimum transistor pitch of
about 490 nm and a grid pitch of 245 nm. Using a template-
trim approach, the size of contacts and gates can be de-
creased by about 45% to as low12 as 70 nm, thereby reduc-
ing the minimum transistor pitch to about 420 nm and the
minimum grid pitch to about 210 nm, which cannot be
reached by assist features approaches. ~Note that the length
of gate can be modified by the trim mask, such as a gray-
tone trim mask.13!
5 Experimental Results
Sixty-four standard cells in a 130-nm technology library are
redesigned using fabrication-friendly layouts. To compare
the effects of different lithographic approaches on cell area,
the cells are redesigned using four different approaches:Fig. 13 Lithographic image of the binary trim mask for gates. Fig. 15 Final image of the gates.-6 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 16 Histogram of percentage area change of the 64 standard
cells in approach 1. The average cell area change is 21.2%.013001J. Microlith., Microfab., Microsyst.Fig. 17 Histogram of percentage area change of the 64 standard
cells in approach 2. The average cell area change is 23.0%.1. Contacts are placed regularly in both the horizontal
and the vertical directions and gates are placed regu-
larly in the horizontal direction. Use assist feature
approaches with a transistor pitch of 490 nm and a
horizontal grid pitch Px51/23P transistor5245 nm.
Use 1/2 metal-1 pitch as the vertical grid pitch. The
gate pitch Pg5280 nm is larger than the grid pitch.
2. This is the same as approach 1 except for using the
template-trim approaches. The gate pitch is reduced
to 245 nm and is equal to the grid pitch.
3. This is the same as approach 2 except that contacts
can be placed unrestrictedly in the vertical direction.
4. This is the same as approach 3 except for the use a
minimum transistor pitch of 420 nm and Px51/2
3P transistor5210 nm to examine the lower limit of
area decrease enabled by the template-trim ap-
proaches.
The gate pitch is larger than the grid pitch in approach 1,
while it is equal to the grid pitch in approaches 2, 3, and 4.
The height of the cells are kept unchanged. Adjustments in
cell area are represented by the change of cell widths. Cell
area changes are plotted in Figs. 16–19, which show his-
tograms of the percentage of relative area change for the 64
cells.
The average area changes of the four approaches are
21.2, 23.0, 24.2, and 215.8%, respectively. The cell area
change ranges roughly from 225 to 125% in the first three
approaches and from 235 to 15% in the last approach.
With the same horizontal and vertical grid pitch, the mis-
match between the gate pitch and the transistor pitch when
we use assist feature approaches ~approach 1! leads to an
extra 1.8% area increase, compared with that of the cells
with the two pitches matched when we use template-trim
approaches ~approach 2!. With the same horizontal grid
pitch, placing contacts unrestrictedly in the vertical direc-
tion ~approach 3! achieves an average cell area about 1.2%
smaller than that with contacts placed regularly in the ver-tical direction ~approach 2!. Using the template-trim ap-
proach, the horizontal grid pitch can be as small as 210 nm,
which will lead to a 15.8% average cell area decrease ~ap-
proach 4!. This area decrease cannot be reached by assist
feature approaches.
Since different circuits use different combination of
standard cells, changes in circuits area vary from circuit to
circuit. Five circuits were designed using the fabrication-
friendly standard cells to study the effects on circuit area.
Circuits were also designed using the four different ap-
proaches of the fabrication-friendly layout for a compari-
son, as shown in Table 1. It was found that the final area of
a circuit strongly depends on the standard cells it has and
can differ a lot. The area of some test circuits increases
after using the new layout style. Except for approach 1,
Fig. 18 Histogram of percentage area change of the 64 standard
cells in approach 3. The average cell area change is 24.2%.-7 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 19 Histogram of percentage area change of the 64 standard
cells in approach 4. The average cell area change is 215.8%.013001J. Microlith., Microfab., Microsyst.D}
CL
k , ~3!
where P and D are the dynamic power consumption and the
intrinsic delay of a standard cell, respectively; and CL and k
are the total parasitic capacitance and average transistor
gain factor of a cell. The CL and k can be estimated using
CL5Cg1Co , ~4!
k}
W
L , ~5!
where Cg is the parasitic capacitance of gates, and Co is the
parasitic capacitance of all other sources. As the two parts
of parasitic capacitance, Cg and Co contribute approxi-
mately equally to the total parasitic capacitance. Here, W
and L are the width and the length of a gate.
To keep the analysis simple, widths of gates and the
height of cells are kept unchanged when we redesign stan-
dard cells. Set D5Areanew /Areaold as the relative area of a
new cell and set g5Lnew /Lold as the gate length reduction
ratio. Using the derivation in the appendix, the relative dy-
namic power consumption and intrinsic delay of a new cell
can be represented as
P8
P ’
a11
2 1
b
2 ~D21 !, ~6!
D8
D ’gFa112 1 b2 ~D21 !G , ~7!
where P8 and D8 are the dynamic power consumption and
intrinsic delay of a new cell, a ~a.0! is a function of g and
can be treated as a constant when the gate length reduction
ratio is fixed, and b ~0,b,1! represents how much of Co
is proportional with the cell length and can also be treated
as a constant.
From Eqs. ~6! and ~7!, we can conclude that the relative
dynamic power consumption and intrinsic delay are first-
order functions of the relative cell area when the gate
length reduction ratio is fixed, as plotted in Fig. 20. The
slops are b/2 and g~b/2!, respectively. Both are smaller
than 1/2. The relative dynamic power consumption and in-
trinsic delay decrease with smaller cell area. The same con-which uses assist features, the other three approaches using
template and trim masks lead to a smaller average circuit
area. Roughly, the average cell area change can be used as
an index for average circuit area change. Template-trim ap-
proaches are preferred to assist feature approaches for stan-
dard cells.
6 Circuit Performances
The dynamic power consumption and intrinsic delay of a
standard cell, which are determined by the layout, also
change with the application of a fabrication-friendly layout.
Since the new standard cells are modified on the base of the
original cells, the dynamic power consumption and intrinsic
delay of a new cell can be estimated according to the
change of the cell layout.
6.1 Theoretical Estimation
The circuit dynamic power consumption and intrinsic delay
depend on parasitic capacitance and transistor gain factor.
Roughly, their relations can be represented as24
P}CL , ~2!Table 1 Relative area change @(Areanew2Areaold )/Areaold3100%# of five circuit blocks designed us-
ing the fabrication-friendly standard cells of the four different approaches described in Sec. 5, where
the height of cells are kept unchanged and a 130-nm technology is used.
Circuit Blocks
Area Change
(Approach 1)
Area Change
(Approach 2)
Area Change
(Approach 3)
Area Change
(Approach 4)
Finite impulse
response filter (FIR)
22.2% 23.5% 25.1% 215.9%
Trace-back unit (TBU) in a Viterbi decoder 21.8% 24.1% 25.4% 216.2%
Add-compare-select (ACS) unit in a Viterbi decoder 11.2% 22.6% 24.4% 214.8%
Adder register block 12.0% 10.9% 22.1% 212.4%
Signal-to-noise ratio (SNR) detector in a code division
multiple access (CDMA) decoder
12.6% 11.9% 10.4% 210.7%-8 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Fig. 20 Relative dynamic power consumption and intrinsic delay
can be treated as first-order functions of the relative cell area D.013001J. Microlith., Microfab., Microsyst.circuit area can be made smaller and the number of extra
masks and exposures can be kept to the lowest. The using
of template-trim lithographic method and introducing rect-
angular rather than square contacts make it possible to
achieve a decreased circuit area when apply in the regularly
placed contacts and gates in the standard cell layout. The
cost per chip can be decreased and circuit performance im-
proves with the decrease of the circuits area.
8 Appendix: Derivation of Estimation Equations
for Relative Dynamic Power Consumption
and Intrinsic Delay of Fabrication-
Friendly Standard Cells
According to Eqs. ~2! and ~3!, the relative dynamic power
consumption and intrinsic delay of a standard cell can be
represented as
P8
P 5
CL8
CL
, ~8!
D8
D 5
CL8
CL
k
k8 , ~9!
where CL8 and k8 are the total parasitic capacitance and the
average transistor gain factor of a new cell. Typically, g
5k/k8 is fixed during the redesign of the cells. For ex-
ample, when widths of gates are kept unchanged, g can be
represented as g5Lnew /Lold and can be a constant. There-
fore, the estimations of P8/P and D8/D are simplified as
the estimation of CL8 /CL8 .
As represented in Eq. ~4!, the CL consists of Cg and Co .
Both are roughly half of CL . To estimate the change of CL
after the redesign, we make two assumptions:
1. The value for Cg is determined only by the size of
gates. Since the size of gates is fixed no matter how
the cell area increases, the Cg8/Cg is a function of
only g and can be treated as a constant during a re-
design, where Cg8 is the average transistor gain factor
of a new cell. We set
a5
Cg8
Cg
. ~10!
2. When the height of cells is fixed during a redesign,
cells stretch only in the horizontal direction. The Co ,
which is determined by the area of cells, can be
treated as a first-order function of relative area D
5Areanew /Areaold and be represented as
Co5Co11Co2 , ~11!
where Co1 is the part of Co that is not changed with
the stretch of standard cells in the horizontal direc-
tion, and Co2 is the other part of Co that is propor-
tional to the width of a cell. Set
Co25bCo ~0,b,1!. ~12!
Therefore,
Co85Co18 1Co28 5Co11DCo25Co11bDCo , ~13!
where Co8 , Co18 , and Co28 are Co , Co1 , and Co2 of a
new cell.clusion can be obtained for other cases using similar deri-
vations, which are not described in this paper.
6.2 Examination Results
The relative dynamic power consumption and intrinsic de-
lay of eight fabrication-friendly standard cells in a 130-nm
library were examined. The gate length reduction ratio is
0.9. The height of cells was fixed and the width of all gates
were kept unchanged. The result, as plotted in Fig. 21, fits
the estimation in Sec. 6.1 very well. The points of the rela-
tive dynamic power consumption and intrinsic delay form
roughly two lines in Fig. 21, a’0.97 and b’2/3, and the
slops are 1/3 and 0.9/3, respectively.
7 Conclusions
A fabrication-friendly layout does not necessarily result in
an increase of circuit area and fabrication cost. With the
carefully selected grid pitch and lithographic approach, the
Fig. 21 Examination results for eight standard cells. The relative
dynamic power consumption and intrinsic delay are roughly first-
order functions of the relative cell area D.-9 Jan–Mar 2005/Vol. 4(1)
Wang, Wong, and Lam: Standard cell design . . .Substituting Eqs. ~4! and ~10! to ~13! into Eqs. ~8! and
~9!, we get
P8
P 5
CL8
CL
5
Cg81Co18 1Co28
CL
5
Cg81Co11DCo2
CL
5
Cg81Co11Co21~D21 !Co2
CL
5
aCg1Co1~D21 !bCo
CL
5a
Cg
CL
1
Co
CL
1~D21 !b
Co
CL
’
a11
2 1
b
2 ~D21 !, ~14!
D8
D 5g
CL8
CL
’gFa112 1 b2 ~D21 !G . ~15!
Because a, b, and g are roughly constants during a re-
design, the relative dynamic power consumption and intrin-
sic delay can be treated as first-order functions of the rela-
tive cell area D.
In some redesigns, the height of cells and the gate
widths W are changed. Because the new height is fixed for
all cells and if Wnew /Wold is fixed for all gates, the relative
dynamic power consumption and intrinsic delay will also
be first-order functions of the relative cell area D.
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